The SP5655 is a single chip frequency synthesiser designed for TV tuning systems. Control data is entered in the standard $I^{2} \mathrm{C}$ BUS format. The device contains 2 addressable current limited outputs and 4 addressable bidirectional open-collector ports, one of which is a 3-bit ADC. The information on these ports can be read via the $I^{2} \mathrm{C}$ BUS. the device has one fixed $\mathrm{I}^{2} \mathrm{C}$ BUS address and 3 programmable addresses, programmed by applying a specific input voltage to one of the current limited outputs. This enables two or more synthesisers to be used in a system.

## FEATURES

- Complete $2 \cdot 7 \mathrm{GHz}$ Single Chip System
- High Sensitivity RF Inputs
$\square$ Programmable via $I^{2} \mathrm{C}$ BUS
- Low Power Consumption (5V, 30mA)
- Low Radiation
- Phase Lock Detector
- Varactor Drive Amp Disable
$\square 6$ Controllable Outputs, 4 Bidirectional
5-Level ADC
$\square$ Variable $I^{2} \mathrm{C}$ BUS Address for Multi-tuner Applications
$\square$ ESD Protection: 4kV, Mil-Std-883C, Method $3015{ }^{(1)}$
- Switchable $\div 512 / 1024$ Reference Divider
$\square$ Pin and Function Compatible with SP5055S ${ }^{(2)}$
(1) Normal ESD handling precautions should be observed.
(2) The SP5055S does not have a switchable reference division ratio.


Fig. 1 Pin connections - top view

## APPLICATIONS

- Satellite TV

High IF Cable Tuning Systems

## THERMAL DATA

$\theta_{\mathrm{Jc}}=41^{\circ} \mathrm{C} / \mathrm{W}$
$\theta_{\mathrm{JA}}=111^{\circ} \mathrm{C} / \mathrm{W}$

## ORDERING INFORMATION

SP5655 KG/MPAS (Tubes)
SP5655S KG/MPAD (Tape and reel)

## SP5655

## ELECTRICAL CHARACTERISTICS

$\mathrm{T}_{\mathrm{AMB}}=-20^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+4 \cdot 5 \mathrm{~V}$ to $+5 \cdot 5 \mathrm{~V}$, reference frequency $=4 \mathrm{MHz}$.
These Characteristics are guaranteed by either production test or design. They apply within the specified ambient temperature and supply voltage ranges unless otherwise stated

| Characteristic | Pin | Value |  |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |
| Supply current Prescaler input voltage | $\begin{gathered} 12 \\ 13,14 \end{gathered}$ | 50 | 30 | $\begin{gathered} 40 \\ 300 \end{gathered}$ | $\underset{\mathrm{mVrms}}{\mathrm{~mA}}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V (note 1 ) 120 MHz to $2 \cdot 7 \mathrm{GHz}$ sinewave, see Fig. 5 |
| Prescaler input impedance Prescaler input capacitance | $\begin{array}{r} 13,14 \\ 13,14 \end{array}$ |  | $\begin{gathered} 50 \\ 2 \end{gathered}$ |  | ¢ p |  |
| SDA, SCL <br> Input high voltage Input low voltage Input high current Input low current Leakage current | $\begin{aligned} & 4,5 \\ & 4,5 \\ & 4,5 \\ & 4,5 \\ & 4,5 \end{aligned}$ | $\begin{aligned} & 3 \\ & 0 \end{aligned}$ |  | $\begin{gathered} 5 \cdot 5 \\ 1 \cdot 5 \\ 10 \\ -10 \\ 10 \end{gathered}$ | V <br> V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ | Input voltage $=\mathrm{V}_{\mathrm{CC}}$ <br> Input voltage $=0 \mathrm{~V}$ <br> When $\mathrm{V}_{\mathrm{Cc}}=0 \mathrm{~V}$ |
| SDA Output voltage | 4 |  |  | $0 \cdot 4$ | V | Sink current $=3 \mathrm{~mA}$ |
| Charge pump current low <br> Charge pump current high <br> Charge pump output leakage current <br> Charge pump drive output current <br> Charge pump amplifier gain <br> Recommended crystal series resistance <br> Crystal oscillator drive level <br> Crystal oscillator negative resistance <br> External reference input frequency <br> External reference input amplitude | $\begin{gathered} 1 \\ 1 \\ 1 \\ 16 \end{gathered}$ <br> 2 <br> 2 <br> 2 <br> 2 | $\begin{gathered} 500 \\ \\ 10 \\ \\ 750 \\ 2 \\ 70 \end{gathered}$ | $\begin{gathered} \pm 50 \\ \pm 170 \\ \\ 6400 \\ 80 \\ 1000 \end{gathered}$ | $\begin{gathered} \pm 5 \\ 200 \\ 8 \\ 200 \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ nA $\mu \mathrm{A}$ $\Omega$ $m \mathrm{p}-\mathrm{p}$ $\Omega$ MHz mVrms | Byte 4, bit $2=0$, pin $1=2 \mathrm{~V}$ <br> Byte 4, bit $2=1$, pin $1=2 \mathrm{~V}$ <br> Byte 4, bit $4=1$, pin $1=2 \mathrm{~V}$ <br> $V$ pin $16=0.7 \mathrm{~V}$ <br> Parallel resonant crystal (note 2) <br> AC coupled sinewave <br> AC coupled sinewave |
| Output Ports <br> PO, P3 sink current P0, P3 leakage current P4-P7 sink current P4-P7 leakage current | $\begin{gathered} 11,10 \\ 11,10 \\ 9-6 \\ 9-6 \end{gathered}$ | 0.7 10 | 1 | $\begin{aligned} & 1.5 \\ & 10 \\ & 10 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mu \mathrm{~A} \\ & \mathrm{~mA} \\ & \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} \mathrm{V}_{\text {OUT }}=12 \mathrm{~V} \\ \mathrm{~V}_{\text {OUT }}=13 \cdot 2 \mathrm{~V} \\ \mathrm{~V}_{\text {OUT }}=0.7 \mathrm{~V} \\ \mathrm{~V}_{\text {OUT }}=13.2 \mathrm{~V} \end{aligned}$ |
| Input Ports <br> P3 input current high P3 input current low P4, P5, P7 input voltage low P4, P5, P7 input voltage high P6 input current high P6 input current low | $\begin{gathered} 10 \\ 10 \\ 9,8,6 \\ 9,8,6 \\ 7 \\ 7 \end{gathered}$ | $2 \cdot 7$ |  | $\begin{gathered} +10 \\ -10 \\ 0.8 \\ +10 \\ +10 \end{gathered}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> V <br> V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ | V pin $10=\mathrm{V}_{\mathrm{CC}}$ <br> $V \operatorname{pin} 10=0 V$ <br> See Table 3 for ADC levels |

NOTES

1. Maximum power consumption is 220 mW with $\mathrm{V}_{C C}=5.5 \mathrm{~V}$ and all ports off.
2. Resistance specified is maximum under all conditions.

## ABSOLUTE MAXIMUM RATINGS

All voltages are referred to $\mathrm{V}_{\mathrm{EE}}$ and pin 3 at 0 V

| Parameter | Pin | Value |  | Units | Conditions |
| :--- | :---: | :---: | :---: | :---: | :--- |
|  |  | Min. | Max. |  |  |
| Supply voltage | 12 | $-0 \cdot 3$ | 7 | V |  |
| RF input voltage | 13,14 |  | $2 \cdot 5$ | V p-p |  |
| Port voltage | $6-11$ | $-0 \cdot 3$ | 14 | V | Port in off state |
|  | $6-9$ | $-0 \cdot 3$ | 6 | V | Port in on state |
|  | 10,11 | $-0 \cdot 3$ | 14 | V | Port in on state |
| Total port output current | $6-9$ |  | 50 | mA |  |
| Address select voltage | 10 | $-0 \cdot 3$ | $\mathrm{~V}_{\mathrm{CC}}+0 \cdot 3$ | V |  |
| RF input DC offset | $13-14$ | $-0 \cdot 3$ | $\mathrm{~V}_{\mathrm{CC}}+0 \cdot 3$ | V |  |
| Charge pump DC offset | 1 | $-0 \cdot 3$ | $\mathrm{~V}_{\mathrm{CC}}+0 \cdot 3$ | V |  |
| Drive output DC offset | 16 | $-0 \cdot 3$ | $\mathrm{~V}_{\mathrm{CC}}+0 \cdot 3$ | V |  |
| Crystal oscillator DC offset | 2 | $-0 \cdot 3$ | $\mathrm{~V}_{\mathrm{CC}}+0 \cdot 3$ | V |  |
| SDA, SCL input voltage | 4,5 | $-0 \cdot 3$ | 6 | V |  |
| Storage temperature |  | -55 | +150 | ${ }^{\circ} \mathrm{C}$ |  |
| Junction temperature |  |  |  |  |  |



Fig. 2 Block diagram

## FUNCTIONAL DESCRIPTION

The SP5655 is programmed from an $I^{2} \mathrm{C}$ Bus. Data and Clock are fed in on the SDA and SCL lines respectively, as defined by the $I^{2} C$ Bus format. The synthesiser can either accept new data (write mode) or send data (read mode). The LSB of the address byte (R/W) sets the device into write mode if it is low and read mode if it is high. The Tables in Fig. 3 illustrate the format of the data. The device can be programmed to respond to several addresses, which enables the use of more than one synthesiser in an $1^{2} \mathrm{C}$ Bus system. Table 4 shows how the address is selected by applying a voltage to P3.

When the device receives a correct address byte, it pulls the SDA line low during the acknowledge period, and during following acknowledge periods after further data bytes are programmed. When the device is programmed into the read mode, the controller accepting the data must pull the SDA line low during all status byte acknowledge periods to read another status byte. If the controller fails to pull the SDA line low during this period, the device generates an internal STOP condition, which inhibits further reading.

## WRITE Mode (Frequency Synthesis)

When the device is in write mode bytes 2 and 3 select the synthesised frequency, while bytes 4 and 5 control the output port states, charge pump, reference divider ratio and various test modes.

Once the correct address is received and acknowledged, the first bit of the next byte determines whether that byte is interpreted as byte 2 or 4 ; a logic 0 for frequency information and a logic 1 for control and output port information. When byte 2 is received the device always expects byte 3 next. Similarly, when byte 4 is received the device expects byte 5 next. Additional data bytes can be entered without the need to readdress the device until an $I^{2} \mathrm{C}$ stop condition is recognised. This allows a smooth frequency sweep for fine tuning or AFC purposes.

If the transmission of data is stopped mid-byte (for example, by another device on the bus) then the previously programmed byte is maintained.

Frequency data from bytes 2 and 3 are stored in a 15-bit register and used to control the division ratio of the 15-bit programmable divider. This is preceded by a divide-by-16 prescaler and amplifier to give excellent sensitivity at the local oscillator input, see Fig. 5. The input impedance is shown in Fig. 7.

The programmed frequency can be calculated by multiplying the programmed division ratio by 16 times the comparison frequency $F_{\text {comp. }}$. When frequency data is entered, the phase comparator, via a charge pump and varicap drive amplifier, adjusts the local oscillator control voltage until the output of the programmable divider is frequency and phased locked to the comparison frequency.

The reference frequency may be generated by an external source capacitively coupled into pin 2 , or provided by an onchip crystal controlled oscillator. The comparison frequency $\mathrm{F}_{\text {СомP }}$ is derived from the reference frequency via the reference divider. The reference divider division ratio is switchable
from 512 to 1024, and is controlled by bit 7 of byte 4 (TSO); a logic 1 to 512, a logic 0 for 1024. The SP5655 differs from the SP5055 in this respect, only 512 being available on the SP5055. Note that the comparison frequency is 7.8125 kHz when a 4 MHz reference is used, and divide by 512 is selected.

Bit 2 of byte 4 of the programming data (CP) controls the current in the charge pump circuit, a logic 1 for $\pm 170 \mu \mathrm{~A}$ and a logic 0 for $\pm 50 \mu \mathrm{~A}$, allowing compensation for the variable tuning slope of the tuner and also to enable fast channel changes over the full band. When the device is frequency locked, the charge pump current is internally set to $\pm 50 \mu \mathrm{~A}$ regardless of CP.

Bit 4 of byte 4 (TO) disables the charge pump when it is set to a logic 1.

Bit 8 of byte 4 (OS) switches the charge pump drive amplifier's output off when it is set to a logic 1.

Bit 3 of byte 4 (T1) enables various test modes when set high. These modes are selected by bits 5,6 and 7 of byte 4 (TS2, and TS1, TS0) as detailed in Table 5. When T1 is set low, TS2 and TS1 are assigned a 'don't care' condition, and TSO selects the reference divider ratio as previously described.

Byte 5 programs the output ports P0 and P3 to P7; a logic 0 for a high impedance output and a logic 1 for low impedance (on).

## READ Mode

When the device is in read mode the status byte read from the device on the SDA line takes the form shown in Table 2.

Bit 1 (POR) is the power-on reset indicator and is set to a logic 1 if the $\mathrm{V}_{\mathrm{CC}}$ supply to the device has dropped below 3 V (at $25^{\circ} \mathrm{C}$ ), for example, when the device is initially turned on. The POR is reset to 0 when the read sequence is terminated by a stop command. When POR is set high (at low $\mathrm{V}_{\mathrm{cc}}$ ), the programmed information is lost and the output ports are all set to high impedance.

Bit 2 (FL) indicates whether the device is phase locked, a logic 1 is present if the device is locked, and a logic 0 if the device is unlocked.

Bits 3,4 and 5 (I2, I1, IO) show the status of the I/O Ports P7, P5 and P4 respectively. A logic 0 indicates a low level and a logic 1 a high level. If the ports are to be used as inputs they should be programmed to a high impedance state (logic 1). These inputs will then respond to data complying with TTL type voltage levels.

Bits 6,7 and 8 (A2, A1, A0) combine to give the output of the 5-level ADC. The ADC can be used to feed AFC information to the microprocessor from the IF section of the receiver, as illustrated in the typical application circuit.

## APPLICATION

A typical application is shown in Fig. 4. All input/output interface circuits are shown in Fig. 6. The SP5655 is function and pin equivalent to the SP5055 device apart from the switchable reference divider, and has much lower power dissipation, improved RF sensitivity and better ESD performance.

| MSB |  |  |  | LSB |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address 1 1 0 0 0 MA1 MA0 0 <br> A Byte 1        <br> Programmable divider 0 $2^{14}$ $2^{13}$ $2^{12}$ $2^{11}$ $2^{10}$ $2^{9}$ $2^{8}$ <br> A Byte 2        <br> Programmable divider $2^{7}$ $2^{6}$ $2^{5}$ $2^{4}$ $2^{3}$ $2^{2}$ $2^{1}$ $2^{0}$ <br> A Byte 3        <br> Charge pump and test bits 1 CP T1 T0 TS2 TS1 TS0 OS <br> A Byte 4        <br> I/O port control bits P7 P6 6 P5 P4 P3 X X P0 <br> A Byte 5        |  |  |  |  |

Table 1 Write data format (MSB transmitted first)

| Address | 1 | 1 | 0 | 0 | 0 | MA1 | MA0 | 1 | A | Byte 1 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Status byte | POR | FL | I2 | I 1 | I0 | A2 | A1 | A0 | A | Byte 2 |

Table 2 Read data format

| A2 | A1 | A0 | Voltage input to P6 |
| :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | $0.6 \mathrm{~V}_{\mathrm{CC}}$ to 13.2 V |
| 0 | 1 | 1 | $0.45 \mathrm{~V}_{\mathrm{CC}}$ to $0.6 \mathrm{~V}_{\mathrm{CC}}$ |
| 0 | 1 | 0 | $0.3 \mathrm{~V}_{\mathrm{CC}}$ to $0.45 \mathrm{~V}_{\mathrm{CC}}$ |
| 0 | 0 | 1 | $0.15 \mathrm{~V}_{\mathrm{CC}}$ to $0.3 \mathrm{~V}_{\mathrm{CC}}$ |
| 0 | 0 | 0 | $0 \mathrm{~V}^{2} 0.15 \mathrm{~V}_{\mathrm{CC}}$ |

Table 3 ADC levels

| MA1 | MA0 | Address select input voltage |
| :---: | :---: | :---: |
| 0 | 0 | 0 V to $0.2 \mathrm{~V}_{\mathrm{CC}}$ |
| 0 | 1 | Always valid |
| 1 | 0 | $0.3 \mathrm{~V}_{\mathrm{CC}}$ to $0.7 \mathrm{~V}_{\mathrm{CC}}$ |
| 1 | 1 | $0.8 \mathrm{~V}_{\mathrm{CC}}$ to 13.2 V |

Table 4 Address selection

| T1 | TS2 | TS1 | TS0 | Operation mode description |
| :---: | :---: | :---: | :---: | :--- |
| 0 | X | X | 0 | Normal operation, test modes disabled, reference divider ratio $=1024$ |
| 0 | X | X | 1 | Normal operation, test modes disabled, reference divider ratio $=512$ |
| 1 | 0 | 0 | X | Charge pump source (down). Status bit FL set to 0 |
| 1 | 0 | 1 | X | Charge pump sink (up). Status bit FL set to 1 |
| 1 | 1 | 0 | 0 | Ports P4, P5, P6, P7set to state X |
| 1 | 1 | 0 | 1 | Port P7 $=\mathrm{F}_{\mathrm{PD}} / 2 ; \mathrm{P} 4, \mathrm{P} 5, \mathrm{P} 6$ set to state X |
| 1 | 1 | 1 | X | Port P7 $=\mathrm{F}_{\mathrm{PD}} ;$ P6 = $\mathrm{F}_{\text {ComP }} ;$ P4, P5 set to state X |

## NOTES

Table 5 Operation modes
X = don't care
For further details of test modes, see Table 6

A
MA1, MAO
CP
T1 T0 TS2, TS1, TS0 OS P7, P6, P5, P4, P3, P0 POR
FL
I2, I1, IO
A2, A1, A0
X
: Acknowledge bit
: Variable address bits (see Table 4)
Charge Pump current select
: Test mode selection
: Charge pump disable
: Operation mode control bits (see Table 5)
: Varactor drive Output disable Switch
Control output port states
Power On Reset indicator
Phase lock detect flag
: Digital information from ports P7, P5 and P4 respectively
: 5-level ADC data from P6 (see Table 3)
: Don't care

Fig. 3 Data formats


Fig. 4 Typical application


Fig. 5 Typical input sensitivity


Fig. 6 SP5655 input/output interface circuits


Fig. 7 Typical input impedance,

## APPLICATION NOTES

An application note, AN168, is available for designing with synthesisers such as the SP5655. It covers aspects such as loop filter design, decoupling and $\mathrm{I}^{2} \mathrm{C}$ bus radiation problems.

The application note is published in the Mitel Semiconductor Media IC Handbook. A generic test/demonstration board has been produced, which can be used for the SP5655. A circuit diagram and layout for the board are shown in Figs. 8 and 9.

The board can be used for the following purposes:
(A) Measuring RF sensitivity perfomance
(B) Indicating port function
(C) Synthesising a voltage controlled oscillator
(D)Testing external reference sources

The programming codes relevant to these tests are given in Table 6.


Fig. 8 Test board circuit


TP1 = PIN 3 DC BIAS

Top view (ground plane)


Underside (surface mounted components side)

## NOTES

1. CIRCUIT SCHEMATIC IS SHOWN IN FIG. 8
2. ALL SUFACE MOUNT COMPONENTS ARE MOUNTED ON UNDERSIDE OF BOARD

Fig. 9 Test board layout

## SP5655

## TEST MODES

As explained in the functional description, The SP5655 can be programmed into a numb er of test modes. These are invoked by programming Hex codes into byte 4, those most commonly used being shown in Table 6.

Other codes will also apply due to don't care conditions, which are assumed to be 1 in the Table.

NOTE:
When looking at $\mathrm{F}_{\mathrm{PD}}$ or $\mathrm{F}_{\text {COMP }}$ signals from ports P 7 and P . byte should be sent twice, first to set the desired reference division ratio then to switch on the chosen test mode.
The pulses can then be measured by simply connecting an oscilloscope or counter to the relevant outputpin onthe testboard.

| Operation mode description | Hex code (byte 4) |  |
| :--- | :---: | :---: |
|  | CP high mode | CP low mode |
| Normal operation, reference divider ratio $=1024$ | CC | 8 C |
| Normal operation, reference divider ratio $=512$ | CE | 8 E |
| Charge pump source (down), FL set to 0 | E 2 | A 2 |
| Charge pump sink (up), FL set to 1 | E 6 | A 6 |
| Port P7 $=\mathrm{F}_{\mathrm{PD}} / 2$ | EA | AA |
| Port P7 $=\mathrm{F}_{\mathrm{PD}}$, P6 $=\mathrm{F}_{\text {Comp }}$ | EE | AE |
| Charge pump disable, reference divider ratio $=512$ | DE | 9 E |
| Varactor line disable, reference divider ratio $=512$ | CF | 8 F |
| Charge pump and varactor line disable, reference divider ratio $=512$ | DF | 9 F |

Table 5 Operation modes

## PACKAGE DETAILS

Dimensions are shown thus: mm (in).


16-LEAD MINIATURE PLASTIC DIL - MP16

## (H) MITEL

## CUSTOMER SERVICE CENTRES

- FRANCE \& BENELUX Les Ulis Cedex

Tel: (1) 69189000 Fax: (1) 64460607

- GERMANY Munich Tel: (089) 419508-20 Fax: (089) 419508-55
- ITALY Milan Tel: (02) 6607151 Fax: (02) 66040993
- JAPAN Tokyo Tel: (03) 5276-5501 Fax: (03) 5276-5510
- KOREA Seoul Tel: (2) 5668141 Fax: (2) 5697933
- NORTH AMERICA Scotts Valley, USA

Tel: (408) 4382900 Fax: (408) $4385576 / 6231$

- SOUTH EAST ASIA Singapore

Tel:(65) 3336193 Fax: (65) 3336192

- SWEDEN Stockholm Tel: 4687029770 Fax: 4686404736
- TAIWAN, ROC Taipei Tel: 886225461260 Fax: 886227190260
- UK, EIRE, DENMARK, FINLAND \& NORWAY Swindon Tel: (01793) 726666 Fax : (01793) 518582

These are supported by Agents and Distributors in major countries worldwide.
© Mitel Corporation 1998 Publication No. DS3743 Issue No.5.0 June 1998 TECHNICAL DOCUMENTATION - NOT FOR RESALE. PRINTED IN UNITED KINGDOM
This publication is issued to provide information only which (unless agreed by the Company in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded s a resentaion relating to the products or services concerned. No warranty or guarantee expross or mplied is made regarding the capability, performance or suitability of any product or service. The Company reserves the right to alter without prior notice the specification, design or price of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to the Company's conditions of sale, which are available on request.

